ERASED TEST, YOU MAY BE INTERESTED ON Logic
COMMENTS | STATISTICS | RECORDS |
---|
TAKE THE TEST
Title of test:
Logic Description: L O G I C Author:
Creation Date: 10/01/2025 Category: Others Number of questions: 23 |
Share the Test:
New Comment
No comments about this test.
Content:
What does the term "random" in RAM stand for ? Random generation of data Random data loss upon power failure Random Selection of data during processing Random access to any memory location with the same speed. is considered a group of bits in which memory units stores information RAM RoM Memory unit Word . which is usually given in number of bytes Memory location Number of words Memory units capacity . what is the function of a decoder in a memory unit ? to select a specific word in memory using the address to transfer data between input/output devices to store binary information to generate clock signals . what is the difference between SRAM and DRAM SRAM is slower but cheaper ; DRAM is faster but expensive SRAM is faster and expensive : DRAM is slower but cheaper SRAM needs refreshing ; Dram does not SRAM is non-volatile ; DRAM is volatile . memory use internal clock True False . which of the following is an example of a PLD ? Magnetic disk RAM FPGA cache memory . in a memory unit , what is the purpose of address lines ? to send data to the memory to transfer output data from memory to activate the memory enable signal to specify the location of a word in memory . the time required to select a word and read it Access time cycle time read cycle write cycle . what is the primary characterisitic of sequential-access memory Data is accessed randomly at the same speed Access time varies based on data location it uses capacitors to store data it is non-volatile . the required to complete the write operation Cycle time access time read cycle write cycle . How many clock cycles that CPU must devote for each write operation 1 2 3 4. memory enable has another name Memory units Memory with clock Chip select address lines . what is the function of a memory enable signal to clear the memory content to activate a specific memory chip in multi-chip setups to refresh dynamic RAM to store a new word in memory . Transfer in is referred to Word Read Write Select . Transfer out refers to Write Read Word Memory. what is the limitation of a half-adder when adding multi-bit binary numbers ? it cannot handle carry inputs from previous bits it cannot add more than 2 bits it requires an OR gate it cannot be implemented using Boolean expressions . what is the main function of a decoder ? convert data to a smaller number of bits select one output from many increase the number of outputs Encode input data . in which operation carry is obtained ? subtraction addition multiplication both addition and subtraction. which gates can be used to implement a half adder besides the xor and and gates only NOR gates a combination of NAND or NOR gates Only NAND gates Only NOT gates . to display time in railway stations which digital circuit is used ? seven segment decoder 8 segment encoder 8;3 multiplexer 9 bit segment driver . ..... is a disjunctive normal form POS SOP. Odd parity of word can be conveniently tested by OR gate AND gate NAND gate XOR gate . |
Report abuse